



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/657,464	09/08/2003	Masakatsu Uneme	N26532602E	9792

7590

02/23/2006

Darryl G. Walker
WALKER & SAKO, LLP
Suite 235
300 South First Street
San Jose, CA 95113

EXAMINER

KIM, HONG CHONG

ART UNIT

PAPER NUMBER

2185

DATE MAILED: 02/23/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/657,464

Applicant(s)

UNEME, MASAKATSU

Examiner

Hong C. Kim

Art Unit

2185

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 16 February 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1 3-5 7 9-11 14-20 is/are rejected.
- 7) ☒ Claim(s) 2,6,8,12 and 13 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 08 September 2003 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- ☐ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 9/8/2003.
- ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: _____.

Detailed Action

1. Claims 1-20 are presented for examination. This office action is in response to the amendment filed on 2/16/06.

Information Disclosure Statement

2. Examiner acknowledges applicant's statement that translations of the Japanese documents are not readily available. These documents have been considered as per MPEP § 609 which states:

If no translation is submitted, the examiner will consider the information in view of the concise explanation and insofar as it is understood on its face, e.g., drawings, chemical formulas, English language abstracts, in the same manner that non-English language information in Office search files is considered by examiners in conducting searches.

The examiner requests, in response to this Office action, any reference(s) known to qualify as prior art under 35 U.S.C. sections 102 or 103 with respect to the invention as defined by the independent and dependent claims. That is, any prior art (including any products for sale) similar to the claimed invention that could reasonably be used in a 102 or 103 rejection. This request does not require applicant to perform a search. This **request** is not intended to interfere with or go beyond that **required** under 37 C.F.R. 1.56 or 1.105.

The request may be fulfilled by asking the attorney(s) of record handling prosecution and the inventor(s)/assignee for references qualifying as prior art. A simple

statement that the query has been made and no prior art found is sufficient to fulfill the request. Otherwise, the fee and certification requirements of 37 CFR section 1.97 are waived for those documents submitted in reply to this request. This waiver extends only to those documents within the scope of this request that are included in the application's first complete communication responding to this requirement. Any supplemental replies subsequent to the first communication responding to this request and any information disclosures beyond the scope of this are subject to the fee and certification requirements of 37 CFR section 1.97.

In the event prior art documentation is submitted, a discussion of relevant passages, figs. etc. with respect to the claims is requested. The examiner is looking for specific references to 102/103 prior art that identify independent and dependent claim limitations. Since applicant is most knowledgeable of the present invention and submitted art, his/her discussion of the reference(s) with respect to the instant claims is essential. **A response to this inquiry is greatly appreciated.**

The examiner also requests, in response to this Office action, support be shown for language added to any original claims on amendment and any new claims. That is, indicate support for newly added claim language by specifically pointing to page(s) and line number(s), in the specification and/or drawing figure(s). This will assist the examiner in prosecuting the application.

Drawings

3. New corrected drawings in compliance with 37 CFR 1.121(d) are required in this application because the drawings do not show claimed subject matter of “a semiconductor memory circuit that is controlled by inputs to at least one control input; at least one control line coupled to the at least one control input of the semiconductor memory circuit; and each data processing circuit having a control output coupled to the at least one control line; wherein when one data processing circuit ends control of the semiconductor memory circuit, the data processing circuit provides a control signal at the control output at a predetermined potential for a first time period before ending the control signal; and subsequently, when another data processing circuit starts control of the semiconductor memory circuit, the data processing circuit provides a control signal at its control output at the predetermined potential within the first time period”. Applicant is advised to employ the services of a competent patent draftsman outside the Office, as the U.S. Patent and Trademark Office no longer prepares new drawings. The corrected drawings are required in reply to the Office action to avoid abandonment of the application. The requirement for corrected drawings will not be held in abeyance.

Claim Objections

4. Claims 9-20 are objected to because of the following informalities: It appears that added limitation contains subject matter which was not described in the specification at the time the application was filed. Also it is unclear to the Examiner how it is possible that identical predetermined potential and identical first time period of control out from same data processing circuit can control both start and stop

sequences while the control output is being placed already in a high impedance state as claimed in claims 9 and 15. It appears that there are different timing signals for two different processing circuits. Appropriate correction is required.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1, 3, 5, 9,10, and 14-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (AAPA) in view of Wilcox et al. (Wilcox) U.S. Patent No. 6,510,099.

As to claim 1, AAPA discloses a data processing apparatus (Fig. 4) that arbitrates (Fig. 1 Ref. 103) sharing of a single semiconductor memory circuit (Fig. 4 Ref. 101) among multiple data processing circuits (Fig. 4 Refs. 102s), comprises a semiconductor memory circuit (Fig. 4 Ref. 101) that executes operations corresponding to a command signal, address signal and clock signal (page 2 lines 8-11) received external to the semiconductor memory circuit.

However, AAPA does not specifically disclose a data processing circuit that supplies the semiconductor memory circuit with a clock enable signal for enabling an input of

the clock signal when active and a disabling the input of the clock signal when inactive, and a chip select signal for enabling input of command signals when the chip select signal is active and disabling input of command signals when the chip select signal is inactive; wherein before the data processing circuit ends control of the semiconductor memory circuit and stops supplying the clock enable signal and chip select signal, a different data processing circuit starting control of the semiconductor memory circuit supplies a clock enable signal and chip select signal values at the same state as those provided by the data processing circuit ending control of the semiconductor memory circuit.

Wilcox discloses a data processing circuit that supplies the semiconductor memory circuit with a clock enable signal (col. 8 lines 22-24 and Fig. 5 Ref. CKE_1) for enabling an input of the clock signal when active and a disabling the input of the clock signal when inactive, and a chip select signal (col. 8 lines 20-22, Fig. 5 CS_1) for enabling input of command signals when the chip select signal is active and disabling input of command signals when the chip select signal is inactive; wherein before the data processing circuit ends control of the semiconductor memory circuit and stops supplying the clock enable signal and chip select signal, a different data processing circuit starting control of the semiconductor memory circuit supplies a clock enable signal and chip select signal values at the same state as those provided by the data processing circuit ending control of the semiconductor memory circuit for the purpose of supporting dynamic driver capability (col. 2 lines 3-5 and Fig. 5 Ref. CKE_2 and CS_2).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate a data processing circuit that supplies the semiconductor memory circuit with a clock enable signal for enabling an input of the clock signal when active and a disabling the input of the clock signal when inactive, and a chip select signal for enabling input of command signals when the chip select signal is active and disabling input of command signals when the chip select signal is inactive; wherein before the data processing circuit ends control of the semiconductor memory circuit and stops supplying the clock enable signal and chip select signal, a different data processing circuit starting control of the semiconductor memory circuit supplies a clock enable signal and chip select signal values at the same state as those provided by the data processing circuit ending control of the semiconductor memory circuit as taught by Wilcox into the system of AAPA for the advantages stated above.

As to claim 3, AAPA and Wilcox disclose the invention as claimed. Wilcox further discloses the semiconductor memory circuit enters a lower power state when the clock enable signal is inactive, as compared to when the clock enable signal is active (col. 1 lines 32-40 and Low state of CKE).

As to claim 5, AAPA and Wilcox disclose the invention as claimed. Wilcox further discloses the multiple data processing circuits are connected to one another but formed independently of one another (Fig. 1 Refs. 102s).

As to claim 9, AAPA discloses a data processing apparatus (Fig. 4), comprises a semiconductor memory circuit (Fig. 4 Ref. 101) that is controlled by control signal inputs to at least one control input (Fig. 4 Refs. 105 and 106); at least one control line coupled to the control input of the semiconductor memory circuit (Fig. 4 Refs. 105 and 106); and a plurality of data processing circuits (Fig. 4 Refs. 102s) that share access to the semiconductor memory circuit, each data processing having a control output coupled to the at least one control line.

However, AAPA does not specifically disclose wherein when one data processing circuit ends control of the semiconductor memory circuit, the data processing circuit provides a control signal at the control output at a predetermined potential for a first time period before ending the control signal; and subsequently when another data processing circuit starts control of the semiconductor memory circuit, the data processing circuit provides a control signal at its control output at the predetermined potential within the first time period.

Wilcox discloses wherein when one data processing circuit ends control of the semiconductor memory circuit, the data processing circuit provides a control signal at the control output at a predetermined potential (col. 6 lines 1-15) for a first time period (Fig. 5, CKE, CS timing diagram) before ending the control signal; and subsequently, when another data processing circuit starts control of the semiconductor memory circuit, the data processing circuit provides a control signal at its control output at the predetermined potential (col. 6 lines 1-15) within the first time period (col. 8 lines 20-24

and Fig. 5 timing diagram) for the purpose of supporting dynamic driver capability (col. 2 lines 3-5).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate when one data processing circuit ends control of the semiconductor memory circuit, the data processing circuit provides a control signal at the control output at a predetermined potential for a first time period before ending the control signal; and subsequently when another data processing circuit starts control of the semiconductor memory circuit, the data processing circuit provides a control signal at its control output at the predetermined potential within the first time period as taught by Wilcox into the system of AAPA for the advantages stated above.

As to claim 10, AAPA and Wilcox disclose the invention as claimed. Wilcox further discloses the semiconductor memory circuit operates in synchronism with a clock signal, and the at least one control input includes a chip select input that enables the processing of commands by the semiconductor memory circuit, and a clock enable signal that enables generation of timing signals within the semiconductor memory circuit (col. 1 lines 32-40).

As to claim 14, AAPA and Wilcox disclose the invention as claimed. AAPA further discloses the at least one control line is directly connected to the control input of

the semiconductor memory circuit and the control output of each of the plurality of data processing circuits (Fig. 4 Refs. 106 and 105).

As to claim 15, AAPA discloses a method of sharing a semiconductor memory circuit (Fig. 4 Ref. 100) with a plurality of data processing circuits (Fig. 4 Refs. 102s), comprises the steps of when a data processing circuit ends control of the semiconductor memory circuit, driving control outputs coupled to control lines for the semiconductor memory circuit to predetermined logic values (page 3 lines 10-14) and when a data processing circuit starts control of the semiconductor memory circuit, driving control outputs coupled to control lines to the predetermined logic values prior to the control outputs of the data processing circuit (Fig. 4 Ref. 10 and 106). However, AAPA does not specifically disclose subsequently placing the control outputs in a high impedance state and ending control of the semiconductor memory circuit is placed in the high impedance state.

Wilcox discloses subsequently placing the control outputs in a high impedance state and ending control of the semiconductor memory circuit is placed in the high impedance state (col. 8 lines 24-34 and Fig. 5 Refs CS timing diagram) for the purpose of supporting dynamic driver capability (col. 2 lines 3-5).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate subsequently placing the control outputs in a high impedance state and ending control of the semiconductor memory

circuit is placed in the high impedance state as taught by Wilcox into the system of AAPA for the advantages stated above.

As to claim 16, AAPA and Wilcox disclose the invention as claimed. Wilcox further discloses the semiconductor memory circuit and data processing circuit operate in synchronism with a clock signal; when the data processing circuit ends control of the semiconductor memory circuit, the data processing circuit places the control outputs in the high impedance state a first number of clock cycles after ceasing operating with the semiconductor memory circuit; and when the data processing circuit starts control of the semiconductor memory circuit, the data processing circuit drives control outputs to the predetermined logic values a second number of clock cycles after the data processing circuit that is ending control ceases operating with the semiconductor memory circuit; wherein the second number of clock cycles is less than the first number of clock cycles (Fig. 5).

As to claim 17, AAPA and Wilcox disclose the invention as claimed. Wilcox further discloses the second number of clock cycles is one and the first number of clock cycles is two (Fig. 5).

6. Claims 4, 7, 11, and 18-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (AAPA) in view of Wilcox et al. (Wilcox)

U.S. Patent No. 6,510,099 further in view of Askinazi et al. (Askinazi) U.S. Patent No. 4,453,211.

As to claim 4, AAPA, Wilcox, and Askinazi disclose the invention as claimed above. However, neither AAPA nor Wilcox specifically discloses one of the multiple data processing circuits is a master device while any others are slave devices.

Askinazi discloses one of the multiple data processing circuits is a master device while any others are slave devices (col. 7 lines 12-29) for the purpose of providing synchronous multi system operation.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate one of the multiple data processing circuits is a master device while any others are slave devices as taught by Askinazi into the combined system of AAPA and Wilcox for the advantages stated above.

As to claim 7, AAPA, Wilcox, and Askinazi disclose the invention as claimed above. Askinazi further discloses each of the data processing circuits of the multiple data processing circuits includes a built in sharing arbitration circuit; the multiple data processing circuits are initialized to establish one data processing circuit as a master device and all others as slave devices; and the arbitration circuit of the master device is enabled and the arbitration circuits of the slave devices are disabled (col. 7 lines 12-29).

As to claim 11, AAPA and Wilcox disclose the invention as claimed above.

However, neither AAPA nor Wilcox specifically discloses a sharing arbitration circuit with request, busy, and grant signals.

Askinazi discloses a sharing arbitration circuit with request, busy, and grant signals (col. 7 lines 12-29) for the purpose of providing synchronous multi system operation.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate a sharing arbitration circuit with request, busy, and grant signals as taught by Askinazi into the combined system of AAPA and Wilcox for the advantages stated above.

As to claim 18, AAPA and Wilcox disclose the invention as claimed above.

However, neither AAPA nor Wilcox specifically discloses a master and a slave devices.

Askinazi discloses a master and a slave devices (col. 7 lines 12-29) for the purpose of providing synchronous multi system operation.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate a master and a slave devices as taught by Askinazi into the combined system of AAPA and Wilcox for the advantages stated above.

As to claim 19, AAPA, Wilcox, and Askinazi disclose the invention as claimed above. Askinazi further discloses when the data processing circuit ends control of the

semiconductor memory circuit; the data processing circuit sets a busy signal (col. 7 lines 12-29) to an inactive state.

As to claim 20, AAPA, Wilcox, and Askinazi disclose the invention as claimed above. Askinazi further discloses when the data processing circuit seeks control of the semiconductor memory circuit; the data processing circuit activates a request signal (col. 7 lines 12-29).

Allowable Subject Matter

7. Claims 2, 6, 8, 12, and 13 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims and overcome claim objections.

Response to Arguments

8. Applicant's arguments filed on 2/16/06 have been fully considered but they are not persuasive.

Applicant's remarks on page 14 that the drawing showing wherein when one data processing circuit ends control of the semiconductor memory circuit, the data processing circuit provides a control signal at the control output at a predetermined potential for a first time period before ending the control signal; and subsequently, when another data processing circuit starts control of the semiconductor memory circuit, the

data processing circuit provides a control signal at its control output at the predetermined potential within the first time period is not considered persuasive.

It appears that drawing shows two different signals (CSB_M and CSB_S) while claim discloses only one control signal from one data processing circuit.

Applicant's remarks on page 16 that the references not teaching two controllers is not considered persuasive.

AAPA discloses a data processing apparatus (Fig. 4) that arbitrates (Fig. 1 Ref. 103) sharing of a single semiconductor memory circuit (Fig. 4 Ref. 101) among multiple data processing circuits (Fig. 4 Refs. 102s), comprises a semiconductor memory circuit (Fig. 4 Ref. 101) that executes operations corresponding to a command signal, address signal and clock signal (page 2 lines 8-11) received external to the semiconductor memory circuit

Wilcox also discloses multiple controllers (Fig. 3 Refs. 102, 120, 108) are sharing a memory system (Fig. 3 Ref. 110).

Therefore broadly written claims are disclosed by the references cited.

Conclusion

1. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

2. **THIS ACTION IS MADE FINAL.** See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

3. When responding to the office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. He or she must also show how the amendments avoid such references or objections. See 37 C.F.R. ' 1.111(c).

4. When responding to the office action, Applicants are advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hong Kim whose telephone number is (571) 272-4181. The examiner can normally be reached on M-F 9:00 to 6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

Art Unit: 2185

supervisor, Matt Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 whose telephone number is (571) 272-2100.

6. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

7. Any response to this action should be mailed to:

Commissioner of Patents
P.O. Box 1450
Alexandria, VA 22313-1450

or faxed to TC-2100:
571-273-8300

Hand-delivered responses should be brought to the Customer Service Window (Randolph Building, 401 Dulany Street, Alexandria, VA 22314).

HK
Primary Patent Examiner
February 17, 2006

